一种基于FPGA的实时直方图统计方法

作者：杨光宇，佟鑫新，朱 丹 日期：2007-04-30/span> 浏览：4474 查看PDF文档

                          一种基于FPGA的实时直方图统计方法
                                   杨光宇，佟鑫新，朱 丹
(中国科学院沈阳自动化研究所 光电信息研究室，辽宁 沈阳 110016)

摘 要：介绍了采用Altera公司的Cyclone II系列现场可编程门阵列（FPGA）实现灰度直方图实时统计的实现方法和设计技巧。充分利用Cyclone II系列FPGA提供的片上硬件资源，配置一个三端口RAM作为像素统计值的存储单元，分别完成统计、结果读出、清零的过程。统计过程采用同步有限状态机实现，占用很少的逻辑单元，提高了系统的时钟频率。通过时序仿真和硬件平台，验证了设计的正确性。
关键词：图像处理；现场可编程门阵列；直方图；同步有限状态机

                A method of realtime histogram statistic based on FPGA
                        YANG Guangyu, TONG Xinxin, ZHU Dan
(Information Laboratory of Photoelectricity, Shenyang Institute of Automation, Chinese Academy of Science, Shenyang 110016, China)

Abstract: The method and technique to realize realtime histogram statistic were presented which use Alteras Cyclone II field programmable gate array (FPGA). Take full use of hardware resources provided by Cyclone II, a threeport RAM to store pixel statistic value was configured which to complete the process of statistic, resultreading and clearance. The design consumed few logic elements and improved the fmax  because of using synchronous finite statemachine. The timing simulation and platform show the validity of the design.
Key words: image processing; field programmable gate array (FPGA); histogram; synchronous finite statemachine

参考文献：
［1］CLIFFORD E. Coding and Scripting Techniques for FSM Designs with Synthesisoptimized, Glitchfree outputs［C］. SNUG′2000 Boston Proceedings, September, 2000.
［2］苏光大.图像并行处理技术［M］.北京：清华大学出版社，2002.
［3］CLIFFORD E. Fundamentals of Efficient Synthesizable FSM Rev 1.1 Design using NCVerilog and BuildGates［C］. SNUG′2000 Boston Proceedings, September, 2000.
［4］王 诚，吴继华，范丽珍.Altera FPGA/CPLD设计:高级篇［M］.北京：人民邮电出版社，2005.
［5］Altera Corporation. Cyclone device handBook［M］. Altera Corboration, 2003.
［6］Altera Corporation. Altpll megafunction user guide: version 2.0［M］. Altera Corporation, 2003.〖