Founded in 1971 >
Chinese Sci-tech Core Periodicals >
British Science Abstracts (SA, INSPEC) Indexed Journals >
United States, Cambridge Scientific Abstract: Technology (CSA: T) Indexed Journals >
United States, Ulrich's Periodicals Directory(UPD)Indexed Journals >
United States, Cambridge Scientific Abstract: Natural Science (CSA: NS) Indexed Journals >
Poland ,Index of Copernicus(IC) Indexed Journals >
International Standard Serial Number:
ISSN 1001-4551
Sponsor:
Zhejiang University;
Zhejiang Machinery and Electrical Group
Edited by:
Editorial of Journal of Mechanical & Electrical Engineering
Chief Editor:
ZHAO Qun
Vice Chief Editor:
TANG ren-zhong,
LUO Xiang-yang
Tel:
86-571-87041360,87239525
Fax:
86-571-87239571
Add:
No.9 Gaoguannong,Daxue Road,Hangzhou,China
P.C:
310009
E-mail:
meem_contribute@163.com
IP core design of PWM controller for stepper motor speed-up and speed-down based on SOPC
OU Hai-ping, ZHOU Yan-jiang, ZHANG Hua-ye, ZHUANG Meng-meng
(Faculty of Mechanical Engineering & Automation, Zhejiang Sci-Tech University, Hangzhou 310018, China)
Abstract: In order to solve the problems of controlling acceleration and deceleration process of stepper motor motion system, the technology of pulse width modulation(PWM)and field programmable gate array (FPGA) IP core was investigated. A kind of PWM controller IP core for stepper motor speed-up and speed-down based on system on programmable chip (SOPC) was proposed, and then the design thought and realization way were illustrated. HDL hardware description language was used to prepare logic functions,Avalon bus interface and external I/O circuit, and the whole design process was described. The function of the design was tested and verified by Alteras Cyclone board. Simulation and experiment results show that the IP core can be applied in different stepper motor control system drivered by monopulse signal and the operation is stable.
Key words: system on programmoble gate away(SOPC); stepper motor; IP core; pulse width modulation(PWM); speed-up and speed-down; Avalon bus interface; field programmable gate array(FPGA)